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1De-synchronization: synthesis of asynchronous
circuits from synchronous specifications
Jordi Cortadella, Member, IEEE, Alex Kondratyev, Senior, IEEE,
Luciano Lavagno, Member, IEEE, and Christos Sotiriou, Member, IEEE
Abstract— Asynchronous implementation techniques, which
measure logic delays at run time and activate registers ac-
cordingly, are inherently more robust than their synchronous
counterparts, which estimate worst-case delays at design time,
and constrain the clock cycle accordingly. De-synchronization is
a new paradigm to automate the design of asynchronous circuits
from synchronous specifications, thus permitting widespread
adoption of asynchronicity, without requiring special design skills
or tools. In this paper, we first of all study different protocols for
de-synchronization and formally prove their correctness, using
techniques originally developed for distributed deployment of
synchronous language specifications. We also provide a taxonomy
of existing protocols for asynchronous latch controllers, covering
in particular the four-phase handshake protocols devised in the
literature for micro-pipelines. We then propose a new controller
which exhibits provably maximal concurrency, and analyze the
performance of desynchronized circuits with respect to the
original synchronous optimized implementation. We finally prove
the feasibility and effectiveness of our approach, by showing
its application to a set of real designs, including a complete
implementation of the DLX microprocessor architecture.
Index Terms— Asynchronous circuits, desynchronization, elec-
tronic design automation, synthesis, handshake protocols, con-
current systems.
I. INTRODUCTION
FEEDBACK closed-loop control is a classical engineeringtechnique, used to improve the performance of a design in
the presence of manufacturing uncertainty. In traditional digital
design, synchronization control is performed in an open-loop
fashion. That is, all synchronization mechanisms, including
clock distribution, clock gating, and so on are based on a
feed-forward network: from the oscillator to one or more
Phase-Locked Loops to a clock buffering tree and routing
network. All delay uncertainties in both the clock tree and
the combinational logic must be designed out, i.e. taken care
of by means of appropriate worst-case margins.
This approach has worked very well in the past, but
currently it shows several signs of weakness. A designer,
helped by classical EDA tools, must estimate at every de-
sign stage (floor-planning, logic synthesis, placement, routing,
This work was supported by the Working Group on Asynchronous Circuit
Design (ACID-WG, IST-1999-29119), the ASPIDA project (IST-2002-37796)
and CICYT TIN2004-07925.
J. Cortadella is with the Software Department, Universitat Polite`cnica de
Catalunya, Barcelona, Spain (email: jordi.cortadella@upc.edu).
A. Kondratyev is with Cadence Berkeley Labs, Berkeley, USA
(email:kalex@cadence.com).
L. Lavagno is with Politecnico di Torino, Italy (email:lavagno@polito.it).
C. Sotiriou is with ICS-FORTH, Crete, Greece
(email:sotiriou@ics.forth.gr).
mask preparation) the effect that uncertainties about the fol-
lowing design and fabrication steps will have on geometry,
performance and power (or energy) of the circuit. In the
case of delay and power these uncertainties add up to huge
margins that must be taken in order to ensure that a sufficiently
large number of manufactured chips work correctly, i.e. within
specifications. Statistical Static Timing Analysis (SSTA, see
e.g. [1], [30]) partially deals with the problem, by separating
uncorrelated variations, whose effect is reduced because they
quickly average out, and correlated variations, that must still
be taken care of by margins.
This paper focuses on reducing the effect of correlated
variability sources such as supply voltage, operating
temperature and large-scale process variations (e.g. op-
tical imperfections). Such sources of power and perfor-
mance variation cannot be taken into account purely by
SSTA.
In addition to variability effects induced by process and
operating conditions, people now use circuit-level power
minimization and equalization techniques, such as Dynamic
Voltage Scaling and Adaptive Body Biasing, that have very
significant effects in terms of performance. Unfortunately, op-
erating very close to the transistor threshold voltage increases
the significance of non-linearities and second-order effects,
thus making the a priori prediction of delays across a broad
range of operating voltages very problematic.
Changing the clock frequency in order to match perfor-
mance with scaled supply voltage is already quite difficult,
since it multiplies the complexity of timing analysis by the
number of voltage steps, and variability impact at low voltages
is much more significant. Performing frequency scaling in
the presence of adaptive body biasing, and hence variable
threshold voltage, is even more complex. Moreover, clocks
generated by Phase-Locked Loops cannot be used during
frequency change transients.
The techniques described in this paper make
voltage/frequency-based power optimization and
control much easier, since they are inherently more
tolerant of delay variations.
Fortunately, several kinds of applications, and in particu-
lar those using complex processor architectures for part of
the computation (e.g. general purpose computing and multi-
media), and several others that are tolerant to environmental
2variations (e.g. wireless communications), do not have to obey
strict timing constraints at all times. Due to the widespread use
of caches, irregular processing speeds, and multi-tasking ker-
nels, all these application areas inherently require algorithms
that are tolerant to internal performance variations, and offer
only average case guarantees. For example, a digital camera
takes about 1 sec to process 4 or 5 million pixels. In all these
cases, a design style in which the device provides average case
guarantee, but may occasionally go slower (e.g. when used in
the desert) or faster (e.g. when used on the snow) is quite
acceptable. If the performance of that device on average is
double that of a traditionally designed one, then there is a
significant motivation to use the robust techniques described
in this paper.
It is widely reported that, as technology progresses, the
distance between the “official performance” and the “actual
performance” of a chip is continuously broadening, and 100%
margins (meaning that an integrated circuit can work twice as
fast as it is officially rated) are not uncommon even today.
This motivates us to look into the issue of measuring circuit
delay at runtime, after fabrication, rather than estimating it
during design, before fabrication. Unfortunately this requires
us to consider asynchronous design techniques, since they are
inherently closed-loop, and hence more robust in the presence
of variation, as discussed above. This is enough to make most
designers nervous, since asynchronous design has traditionally
been considered dangerous. We believe that there are two
major reasons for this fact:
  There are no good CAD tools that completely cover the
design flow.
  Asynchrony involves changing most of the designers’
mentality when devising the synchronization among dif-
ferent components in a system.
This paper is a first step in the direction of automatically
introducing, based only on standard EDA tools and
flows, asynchronous feedback control of latches and flip-
flops in a digital design.
We propose a methodology that deviates from normal
ASIC design only when it deals with the clock tree
at the logical level. I.e. specification using synthesiz-
able Hardware Description Languages, logic synthesis,
layout, verification, extraction, Automated Test Pattern
Generation, and so on, all remain the same.
This is only a first step, because we only consider the
synchronization level, and not the actual measurement of
logic and wire delays. In this paper, delays are bounded by
using matched delay lines, which must be longer than the
longest path in the combinational logic. Ongoing research
devoted to automated conversion of a datapath to dual rail, in
order to measure actual delays, is discussed in [14].
A. De-synchronization
De-synchronization incorporates asynchrony in a conven-
tional EDA flow, without changing the “synchronous men-
tality” or requiring new tools. Both aspects are quite ad-
vantageous, from several standpoints. First of all, the notion
of operation cycle lives in the subconscious of most circuit
designers. Finite state machines, pipelined microprocessors,
multi-cycle arithmetic operations, etc, are typically studied
with the underlying idea of operation cycle, which is inherently
assumed to be defined by a clock. As an example, one can
think about the traditional lecture on computer architecture
explaining the DLX pipeline. One immediately imagines the
students looking at the classical timing diagram showing
the overlapped IF-ID-EX-MEM-WB stages, synchronized at
the level of a cycle. It would be very difficult to persuade
the lecturer to explain the same ideas without that notion.
Secondly, most EDA tools, from logic synthesis to verification,
assume a cycle-based paradigm, for computation (between
clock edges) and memorization (at clock edges), which is
very useful to separate functionality (Boolean logic) from
performance (timing of longest and shortest paths).
Operation cycles are useful for reasoning and designing. On
the other hand, an underlying asynchronous implementation is
extremely valuable for the reasons described above. Both these
apparently conflicting requirements can be reconciled by using
the concept of de-synchronization. The essential idea is to
start from a synchronous synthesized (or manually designed)
circuit, and replace directly the global clock network with a set
of local handshaking circuits. The circuit is then implemented
with standard tools, using the flows originally developed for
synchronous circuits. The only modification is the clock tree
generation algorithm. With this approach we provide a design
methodology that can be picked up almost instantaneously and
without risk by an experienced team.
B. Contributions
This work gets its inspiration from a number of contri-
butions from past work, each providing a key element to
a unique novel methodology. Many of the concepts that
appear in this paper have been around for a long time: hand-
shake protocols, asynchronous pipelines, local controllers, etc.
The essential novelty of our contribution is that it pro-
vides a fully automated synthesis flow, based on a sound
theory that guarantees correctness, does not require any
knowledge of asynchronous design by the designer, and
does not change at all the structure of synchronous
datapath and controller implementation, but only affects
the synchronization network.
In particular, our design flow starts from a standard
synthesizable HDL specification or gate-level netlist, yet
it provides several key advantages of asynchronicity,
such as low EMI, global idling, and modularity.
To show that the suggested methodology is sound, we
provide formal proofs of correctness based on the theory
of Petri nets. We study different handshake protocols for
latch controllers and present a taxonomy determined by the
degree of concurrency of each protocol. A controller that
preserves the maximum concurrency for de-synchronization
is also presented.
We validated our approach by comparing synchronous and
de-synchronized designs of large examples, including an im-
plementation of the DES encryption standard and one of the
3DLX microprocessor [22], since we did not want to rely on
small, artificial logic synthesis benchmarks. Both design styles
were implemented using the same set of commercial EDA
tools for synthesis, placement and routing. To the best of
our knowledge, this is the first time an asynchronous design
obtained through a conventional EDA flow does not show
any penalty (in terms of area, power and performance) with
respect to its synchronous counterpart. Initial measurements
from a fabricated version of the DLX, with both synchronous
and desynchronized clock trees, further confirms simulation
results.
II. PREVIOUS WORK
Sutherland, in his Turing award lecture, proposed a scheme
to generate local clocks for a synchronous latch-based datap-
ath. His theory for asynchronous designs has been exploited
successfully by both manual designs [19] and CAD tools [2],
[5], [8]. That methodology is very efficient for dataflow type
of applications but is less suitable to emulate the behavior
of synchronous system by firing of local clocks in a sort of
“asynchronous simultaneity”.
In a different research area, Linder and Harden started from
a synchronous synthesized circuit, and replaced each logic
gate with a small sequential handshaking asynchronous circuit,
where each signal was encoded together with synchronization
information using an LEDR delay-insensitive code [28]. That
approach bears many similarities with ours, in particular be-
cause it generates an asynchronous circuit from a synchronous
specification, but in our opinion it attempts to go too far
because it transforms each combinational gate into a sequential
block which must locally keep track of the odd/even phases.
Thus it may have an excessive overhead, even when used for
large-granularity gates such as in FPGAs. To alleviate this
overhead, a coarse-grain approach was used in [33], but no
direct apples-to-apples comparison with a synchronous design
was presented there.
Similarly, Theseus Logic proposed a design flow [27] which
uses traditional combinational logic synthesis to optimize the
datapath, and uses direct translation and special registers
to generate automatically a delay-insensitive circuit from a
synchronous specification. That approach also has a high
overhead, and requires designers to use a non-standard HDL
specification style, different from the synchronous synthesiz-
able subset.
Kessels et al. also suggested generating the local clocks of
synchronous datapath blocks using handshake circuits [24],
but used Tangram as a specification language. This has some
advantages, in that synchronous block activation can be con-
trolled at a fine granularity level as in clock gating, but does
not use a standard synchronous RTL specification.
The generation of local clocks from handshaking circuitry
while ensuring the global “synchronicity” was first suggested
in [36]. That was the first work suggesting a conversion of
synchronous circuits into asynchronous ones through replace-
ment of flip-flops by master-slave latches with corresponding
controllers for local clocking. Similar ideas were exploited in
a doubly-latched asynchronous pipeline suggested in [25]. Our
paper extends the results from [25], [36] by using more general
synchronization schemes and provides a theoretical foundation
for the de-synchronization approach, by proving a behavioral
and temporal equivalence between a synchronous circuit and
its de-synchronized counterpart.
We also extend with respect to our own previous work
in [12], [13] because we use a maximally concurrent synchro-
nization mechanism, show how previously published hand-
shake controllers can be derived from this maximally con-
current model by concurrency reduction, and finally prove its
equivalence to the synchronous version.
A related research area, albeit in a totally different ap-
plication domain, is desynchronization of synchronous lan-
guage specifications for deployment on distributed loosely
synchronized platforms. In that case, the problem arises from
the need to use synchronous languages [21] for embedded
software modeling. These languages offer the same zero-
delay abstraction as combinational logic, and thus ensure easy
specification of composable deterministic reactive software
modules. However, compilation techniques into machine code
for these languages traditionally assume implementation on a
single processor, while application areas (e.g. automotive and
aerospace) generally assume distributed implementation onto
loosely couple control units, which do not share a dependable
common clock.
Benveniste et al. [3], [4] devised conditions under which a
synchronous specification can be deployed on an architecture
that does not ensure in-order reception of events on different
physical signals, which is very similar to the assumption
made in asynchronous hardware design. We use some of their
definitions in order to prove formally the equivalence between
our desynchronized circuits and the original synchronous
specification. Note, however, that Benveniste’s original results
require the synchronous modules to satisfy a pair of conditions
that are not true in general of any synchronous design:
1) endochrony, that requires every module distributed asyn-
chronously (in our case, every group of logically related
registers) to have a way to tell when its inputs are ready,
and which ones are irrelevant in a given operation cycle,
based only on their values.
2) isochrony, that requires two modules who share a signal
to agree always on its value (i.e. they cannot assign
concurrently conflicting values to it).
In our case, we simplify such conditions, so that they are met
by every possible input synchronous circuit. In particular, we
assume that all inputs to a combinational block are required
to compute its output. While conservative, our condition is
easier to satisfy than Benveniste’s ones. It potentially loses per-
formance and power, with respect to a solution implemented
using Benveniste’s approach, because it neglects to consider
sequential don’t cares when determining synchronization con-
ditions. However, it is automatable, and hence we chose it for
our work.
III. MARKED GRAPHS
Marked Graphs (MG) is the formalism used in this paper
to model de-synchronization. They are a subclass of Petri
nets [29] that can model decision-free concurrent systems.
4Definition 3.1 (Marked graph): A marked graph is a triple
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
is a set of events,
 
is the set
of arcs (precedence relation) between events and 
fiff
is an initial marking that assigns a number of tokens to the
arcs of the marked graph.
An event is enabled when all its direct predecessor arcs have
a token. An enabled event can occur (fire), thus removing one
token from each predecessor arc and adding one token to each
successor arc. A sequence of events fl is feasible if it can fire
from
ffi

, denoted by

 
. A marking
"!
is reachable from

if there exist fl such that
 #"!
. The set of reachable
markings from


is denoted by $

&%
.
An example of marked graph is shown in Figure 3(b), where
the events '( and '

represent the rising and falling transi-
tions of signal ' , respectively. In the initial marking (denoted
by solid dots at arcs) two events are enabled: )*( and +( .
The sequence of events ,-+.(/+
"0
(/)*(1)

'(
023%
is
an example of a feasible sequence of the marked graph.
Definition 3.2 (Liveness): A marked graph is live if for any
 4
$



%
and for any event 5
46
, there is a sequence
fireable from

that enables 5 .
Liveness ensures that any event can be fired infinitely often
from any reachable marking.
Definition 3.3 (Safeness): A marked graph is safe if no
reachable marking from


can assign more than one token
to any arc.
Definition 3.4 (Event count in a sequence): Given a firing
sequence fl and an event 5
47
, fl
 
5

denotes the number of
times that event 5 fires in fl .
The following results were proven in [11] for strongly
connected marked graphs.
Theorem 3.1 (Liveness): A marked graph is live iff 8

assigns at least one token on each directed circuit.
Theorem 3.2 (Invariance of tokens in circuits): The token
count in a directed circuit is invariant under any firing, i.e.,
9 -0;:/


 0
for each directed circuit
0
and for any

in $



%
, where
9 -0
denotes the total number of tokens on
0
.
Theorem 3.3 (Safeness): A marked graph is safe iff every
arc belongs to a directed circuit
0
with



 0<:"=
.
In the rest of the paper, we only deal with strongly con-
nected marked graphs.
IV. A ZERO-DELAY DE-SYNCHRONIZATION MODEL
The de-synchronization model presented in this section aims
at the substitution of the global clock by a set of asynchronous
controllers that guarantee an equivalent behavior. The model
assumes that the circuit has combinational blocks (CL) and
registers implemented with D flip-flops (FF), all of them
working with the same clock edge (e.g. rising in Figure 1(a)).
A. Steps in the de-synchronization method
The de-synchronization method proceeds in three steps:
1) Conversion of the flip-flop-based synchronous circuit
into a latch-based one (  and > latches in Figure 1(b)).
D-flip-flops are conceptually composed of master-slave
latches. To perform de-synchronization, this internal
structure is explicitly revealed (see Figure 1(b)) to:
FF FF FF
CLK
(a)
(b)
gen gen gen gen gen gen
CLK CLK CLK CLK CLK CLK
CLCL
M S M S M SCLCL
Cm Cs
Fig. 1. (a) Synchronous circuit, (b) de-synchronized circuit.
a) decouple local clocks for master and slave latches
(in a D-flip-flop they are both derived from the
same clock) and
b) optionally improve performance through retiming,
i.e. by moving latches across combinational logic.
The conversion of a flip-flop-based circuit into a latch-
based one is not specific to the de-synchronization
framework only. It is known to give an improvement in
performance for synchronous systems [9] and, for this
reason, it has a value by itself.
2) Generation of matched delays for the combinational
logic (denoted by rounded rectangles in Figure 1(b)).
Each matched delay must be greater than or equal
to the delay of the critical path of the corresponding
combinational block. Each matched delay serves as a
completion detector for the corresponding combinational
block.
3) Implementation of the local controllers. This is the main
topic of this section.
Figure 2 depicts a synchronous netlist after the conversion
into latch-based design, possibly after applying retiming. The
shadowed boxes represent latches, whereas the white boxes
represent combinational logic. Latches must alternate their
phases. Those with a label ? ( = ) at the clock input represent
the even (odd) latches. All latches are transparent when the
control signal is high (CLK=0 for even and CLK=1 for odd).
Data transfers must always occur from even (master) to odd
(slave) latches and vice-versa. Usually, this latch-based scheme
is implemented with two non-overlapping phases generated
from the same clock.
Initially, only the latches corresponding to one of the phases
store valid data. Without loss of generality, we assume that
these are the even latches. The odd latches store bubbles, in
the argot of asynchronous circuits.
B. The zero-delay model
This section presents a formal model for de-synchronization.
The aim is to produce a set of distributed controllers that
5A
DC
B E
0
0
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1
CLK
F
1
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Fig. 2. A synchronous circuit with a single global clock.
B−
B−
B−
C+
C+
C+
C−
C−
D−
D−
D−
D+
D+
B+
B+
A+
A+
A+
A−
A−
B−
B+A+ C+ D+
D−C−A−
B−
B+A+ C+ D+
D−C−A−
B−
B+A+
A−
A B C D(a)
(b)
(c)
(d)
A
B−
B−
B−
B+
B+
A+
A+
A+
B
B−
B+A+
A−
(e)
(f)
(g)
(h)
A−
A−
Fig. 3. De-synchronization model for a linear pipeline and a ring.
communicate locally with their neighbors and generate the
control signals for the latches in such a way that the behavior
of the system is preserved. For simplicity, we assume that all
combinational blocks and latches have zero delay. Thus, the
only important thing about the model is the sequence of events
of the latch control signals. The impact of the data-path delays
on the model will be discussed during the implementation of
the model (Section VI).
For simplicity we start by analyzing the behavior of a linear
pipeline (see Figure 3(a)). The generalization for any arbitrary
circuit will be discussed later. Black dots represent data tokens,
whereas white dots represent bubbles. In the model, we assume
that all latches become transparent when the control signal
is high. The events ' ( and '

represent rising and falling
transitions of the control signal ' , respectively.
Figure 3(b) depicts a fragment of the unfolded marked graph
representing the behavior of the latches. There are three types
of arcs in this model (we only refer to those in the first stage
of the pipeline):
D reads data
token from C
Data token from A
ripples thorugh B and C
A reads a new
data token
A
B
C
D
Fig. 4. Timing diagram of the linear pipeline in Figure 3(a-d).
 
' (

'
 
' ( , that simply denote that the rising
and falling transitions of each signal must alternate.
 
)
 
' ( , that denotes the fact that for latch ' to read
a new data token, ) must have completed the reading
of the previous token coming from ' . If this arc is not
present, data overwriting can occur, or in other terms hold
constraints can be violated.
 
' (

)

, that denotes the fact that for latch ) to
complete the reading of a data token coming from ' it
must first wait for the data token to be stored in ' . If
this arc is not present, ) can “read a bubble” and a data
token can be lost, or in other terms setup constraints can
be violated.
The marking in Figure 3(b) represents a state in which all
latch control signals are low and the events )2( and +.( are
enabled, i.e. the latches ) and + are ready to read the data
tokens from ' and
0
, respectively.
Figure 3(c) shows the marked graph that derives from the
unfolded graph in Figure 3(b). A simplified notation is used in
Figure 3(d) to represent the same graph, substituting each cycle

 


 by a double arc  



, where the token is located
close to the enabled event in the cycle (  in this example).
It is interesting to notice that the previous model is more
aggressive than the classical one generating non-overlapping
phases for latch-based designs. As an example, the following
sequence can be fired in the model of Fig 3(a-d):
+.(/+
 0
( )*(1)

'(
02
After the events ,-+.(/+
 0
( )*(
%
, a state in which
)
: 0: =
and '
:
+
:
? is reached, where the data token
stored in ' is rippling through the latches ) and
0
. A timing
diagram illustrating this sequence is shown in Figure 4.
But can this model be generalized beyond linear pipelines?
Is it valid for any arbitrary netlist? Which properties does
it have? We now show that this model can be extended to
any arbitrary netlist, while preserving a property that makes
the circuits observationally equivalent to their synchronous
versions: flow-equivalence [20].
C. General de-synchronization model
The general de-synchronization model is shown in Figure 5.
For each communication between an even latch and an odd
latch, the synchronization depicted in Figure 5(a) must be
defined. If the communication is between odd and even,
6A+
A−
B+
B−
A+
A−
B+
B−
(b)
odd even
(a)
even odd
Fig. 5. Synchronization between latches:   .
A+ B+
B− E+
D−
C+
C−
G−
A−G+
D+ E−
F−F+
Fig. 6. De-synchronization model for the circuit in Figure 2.
the one in Figure 5(b) must be defined. Note that the only
difference is the initialization. The odd latches are always
enabled in the initial state to read the data tokens from the
even latches.
By abutting the previous synchronization models, it is pos-
sible to build the model for any arbitrary netlist, as shown in
Figure 6. The marked graphs obtained by properly abutting the
models in Figure 5 are called circuit marked graphs (CMG).
We now show that a de-synchronized circuit mimics the
behavior of its synchronous counterpart. For that, it must be
proved that:
  a de-synchronized circuit never halts (liveness), and
  all computations performed by a de-synchronized
circuit are the same as the ones performed by the
synchronous counterpart (flow-equivalence).
The remaining of this section is devoted to prove these two
statements.
D. Liveness
For the proof of liveness, the reader must bear in mind the
meaning of the double arcs  



, that represent 
 


 
.
Theorem 4.1: Any circuit marked graph is live.
Proof: By Theorem 3.1 it is enough to prove that there
is no directed circuit in the CMG without any token. Rather
than giving a formal proof, we merely give hints that can
easily lead the reader to a complete proof. It is easy to see
that there is no way to build an unmarked path longer than 3
arcs. As an example, let us try to find the longest unmarked
B−A+ C+ D−
B+ C− D+A−
(a) (b)
A+
A− B−
B+ C+
C−
D+
D−
Fig. 7. Synchronization of a ring: (a) live model, (b) non-live model.
path from +.( in the CMG of Figure 3(c). After building
the path +.(

+
  0
(
 02
, it is not possible to
extend it unless a marked arc is included, either
02

0
(
or
02 

)*( . A case by case study leads to a complete proof.
Liveness guarantees something crucial for the model: ab-
sence of deadlocks. This property does not hold automatically
for every “reasonable” model. Figure 7 depicts two different
de-synchronization models for a ring, that can be obtained by
connecting the output of latch + with the input of latch '
in Figure 3(a). Figure 7(a) depicts a non-overlapping model
between adjacent latches, whereas Figure 7(b) uses a four-
phase handshake with the sequence ' ( )"( '

)

for
each pair of adjacent latches.
When building the protocol for a ring, the second model is
not live due to the unmarked cycle:
'
 
)
 02 
+
 
'

One can easily understand that after firing events '( and
0
( ,
the system enters a deadlock state. It is also easy to prove that
this model is live for acyclic netlists.
The acid test of liveness for a handshake protocol consists of
connecting two controllers back-to-back for a two-stage ring
(see Figure 3(e)). Figure 3(f) depicts the unfolded behavior
after including all causality constraints for the communica-
tion '

) and )

' . The folded behavior is shown in
Figure 3(g), that can also be obtained by combining the
synchronization models of Figure 5(a) and 5(b). Several arcs
become redundant, thus deriving the simplified model shown
in Figure 5(h).
Interestingly, the resulting protocol derived from the “ag-
gressive” concurrent model is “naturally” transformed into
one that is non-overlapping, live and safe. Note that a two-
stage ring is typically derived from the implementation of a
finite-state machine, in which the current state stored in a
register is fed back to the same register after going through
the combinational logic that calculates the next state. As an
example, the handshake protocol between latches
0
and + in
Figure 2 (see Figure 6 also) becomes non-overlapping.
E. Flow-equivalence
In this section we prove that a de-synchronized circuit
mimics its synchronous counterpart. We show that, for each
latch, the value stored at the  -th pulse of the control signal
is the same as the value stored at the  -th cycle of the
synchronous circuit.
7We first present some definitions that are relevant for
synchronous circuits.
Definition 4.1 (Synchronous behavior): Given a block '
(combinational logic and latch), we call   the logic function
calculated by the combinational logic. We call ' the value
stored in ' ’s latch after the  -th clock cycle. Let us call

  
	
the (even) predecessor latches of an odd latch 
 ,
and 
 
  



the (odd) predecessor latches of an even latch

. Then,
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where all even blocks store a known initial value at cycle 0.
For the sake of simplicity here we model a closed circuit,
i.e. one without primary inputs from the environment. The
environment can be considered explicitly either by slightly
changing the proofs, or by modeling it as a non-deterministic
function. The latter mechanism also allows us to show how a
de-synchronized circuit can be interfaced with a synchronous
one (the environment), namely by driving its input handshake
signals with the global clock and ignoring its output handshake
signals. The latter must be shown to follow the correct protocol
by means of appropriate timing assumptions.
The behavior of a synchronous circuit can be defined as the
set of traces observable at the latches. If we call 
  

and 
 
  

 the set of even and odd latches, respectively,
the behavior of the circuit can be modeled by an infinite trace
in which each element of the alphabet is an
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If we project the trace onto one of the latches, say ' ,
we obtain a trace '


'

  
'2
  
, i.e. the sequence of values
stored in latch ' at each cycle.
We now present a lemma that guarantees a good alternation
of pulses between adjacent latches.
Lemma 4.1 (Synchronic distance): Let  	
& be a
CMG,

and 
 two adjacent blocks such that  is even and

 is odd, and fl a sequence fireable from



.
1) If  transfers data to 
 then
fl
 

(
43
fl
 


353
fl
 

(

(
=
2) If 
 transfers data to  , then
fl
 

343
fl
 

 (
53
fl
 

3
(
=
Proof: Both inequalities hold by the existence of the
double arcs

(768


or 
 (96


that guarantee the
alternation between both events. The initial marking is the
one that makes the difference between the even-to-odd and
odd-to-even connections.
1 3 0 2 1 5 3 1 6 0
5 1 2 3 1 4 2 4 3 1
A
B
CLK
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3 0 2 1 5 6 03 11A
De−synchronized behavior
Synchronous behavior
Fig. 8. Flow equivalence.
This lemma states that adjacent latches alternate their pulses
correctly, which is crucial to preserve flow equivalence1.
We now present the notion of flow-equivalence [20], which
is related to that of synchronous behavior in [28], in terms of
the projection of traces onto the latches of the circuit.
Definition 4.2 (Flow equivalence): Two circuits are
flow-equivalent if
1) They have the same set of latches and
2) For each latch ' , the projections of the traces onto
' are the same in both circuits.
Intuitively, two circuits are flow-equivalent if their behavior
cannot be distinguished by observing the sequence of values
stored at each latch. This observation is done individually for
each latch and, thus, the relative order with which values are
stored in different latches can change, as illustrated in Figure 8.
The top diagram depicts the behavior of a synchronous system
by showing the values stored in two latches, ' and ) , at
each clock cycle. The diagram at the bottom shows a possible
de-synchronization. From the diagram one can deduce that
latches ' and ) cannot be adjacent (see Lemma 4.1), since
the synchronic distance of their pulses is sometimes greater
than 1 (e.g. ) has received 5 pulses after having stored the
values ,;:
 = =< fi>  =&%
, while ' has only received two pulses
storing ,
= fi> % ).
The following theorem is the main theoretical result of this
paper.
Theorem 4.2: The de-synchronization model preserves
flow-equivalence.
Proof: By induction on the length of the trace.
Induction hypothesis: For any latch ' , flow-equivalence is
preserved for the first 
=
occurrences of '

and until a
marking is reached with the  -th occurrence of '

enabled
(see Figure 9). The marking of the arcs @? (  A?   A? (
or 

?
(



?
 


?
( is irrelevant for the hypothesis.
Basis: The induction hypothesis immediately holds for odd
latches in the initial state (Figure 9(a)). For even latches
(see Figure 9(b)), it holds after having fired 
  (    
  (
1A similar result was derived in [28] also based on Marked Graph
Theory, using however a very different circuit structure and implementation
philosophy.
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Fig. 9. Illustration of Theorem 4.2.
once from the initial state. This single firing preserves flow-
equivalence since each latch 

?
receives the value
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obtained from the initial value of

    

 , the (even)
predecessor latches of 

?
.
Induction step (case 
 odd). Since the  -th firing of 
  is
enabled we know that each ? ( transition has fired 
2=
times
(see Lemma 4.1) and, by the induction hypothesis, stores the
value
A?

 . Therefore, the next firing of 


will store the
value
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which preserves flow-equivalence. Moreover, the  -th firing
of
?
( will occur after 
 has been closed, since the arc


 
A?
( forces that ordering. This guarantees that no
data overwriting occurs on latch 
 .
Induction step (case  even). Since   has fired  7= times,
then 

?
( has fired  times, according to Lemma 4.1. Since the


?
latches are odd, they store the values 

?

, by the induction
hypothesis and the previous induction step for odd latches.
The proof now is reduced to case of 
 being even, in which:
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
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

This concludes the proof, since induction guarantees flow-
equivalence for any latch ' and for any number firings of
'

.
V. HANDSHAKE PROTOCOLS FOR DE-SYNCHRONIZATION
Section IV presented a model for de-synchronization that
defines the causality relations among the latch control signals
for a correct flow of data in the data-path. Now it is time to
design the controllers that implement that behavior.
Several handshake protocols have been proposed in the
literature for such purpose. The question is: are they suitable
for a fully automatic de-synchronization approach? Is there
any controller that manifests the concurrency of the de-
synchronization model proposed in this paper?
We now review the classical four-phase micropipeline latch
control circuits presented in [18]. For that, the specification of
each controller (figures 5, 7 and 11 in [18]) has been projected
onto the handshake signals (Ri, Ai, Ro, Ao) and the latch
control signal ( ' ), thus abstracting away the behavior of the
internal state signals2. The projection has been performed by
preserving observational equivalence3.
Figures 10(a-c) show the projections of the controllers
from [18]. The leftmost part of the figure depicts the con-
nection between an even and an odd controller generating the
latch control signals ' and ) respectively. The rightmost part
depicts only the projection on the latch control signals when
three controllers are connected in a row.
The controllers from [18] show less concurrency than the
de-synchronization model. For this reason, we also propose a
new controller implementing the protocol with maximum con-
currency proposed in this paper (Figure 10(e)). For complete-
ness, a handshake decoupling the falling events of the control
signals (fall-decoupled) is also described in Figure 10(d).
In all cases, it is crucial to properly define the initial state
of each controller, which turns out to be different for the even
and odd controllers. This is an important detail often missed
in many papers describing asynchronous controllers.
The question now is: which ones of these controllers are
suitable for de-synchronization? Instead of studying them one
by one, we present a general study of four-phase protocols,
illustrated in Figure 11. The figure describes a partial order
defined by the degree of concurrency of different protocols.
Each protocol has been annotated with the number of states
of the corresponding state graph. The marked graphs in the
figure do not contain redundant arcs.
An arc in the partial order indicates that one protocol can
be obtained from the other by a local transformation (i.e. by
moving the target of one of the arcs of the model). The arcs
'( 6 '

and )2( 6 )

cannot be removed for obvious
reasons (they can only become redundant). For example,
the semi-decoupled protocol (5 states) can be obtained from
the rise-decoupled protocol (6 states) by changing the arc4
'(
 

)

to the arc ' (


)*( , thus reducing concurrency.
The model with 8 states, labeled as “de-synchronization
model”, corresponds to the most concurrent model presented
earlier in this paper, for which liveness and flow-equivalence
have been proved in Section IV. The other models are obtained
by successive reductions or increases of concurrency.
The nomenclature rise- and fall-decoupled has been intro-
duced to designate the protocols in which the rising or falling
edges of the pulses have been decoupled, respectively. The
rise-decoupled protocol corresponds to the fully decoupled one
proposed in [18].
In [7], the following results were proved for the models
shown in Fig 11:
  All models except the simple four-phase protocol (top left
corner) are live.
  All models except the two models at the bottom are flow-
equivalent.
2In fact,   is the signal preceding the buffer that feeds the latch control
signal. The polarity of the signal has been changed to make the latch
transparent when   is high.
3For those users familiar with petrify, the projection can be obtained
by hiding signals with the option -hide.
4Note that this arc is not explicitly drawn in the picture because it is
redundant.
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Fig. 11. Different degrees of concurrency in handshake protocols for de-
synchronization.
  De-synchronization can be performed by using any hy-
brid combination of the live and flow-equivalent models
shown in the figure (i.e. using different types of con-
trollers for different latches).
These results offer a great flexibility to design different
schemes for de-synchronized circuits.
VI. IMPLEMENTATION OF DE-SYNCHRONIZATION
CONTROLLERS
The protocols described in Section V can be implemented
in different ways using different design styles. In this sec-
tion, we describe a possible implementation of the semi-
decoupled four-phase handshake protocol proposed by Furber
and Day [18]. We present an implementation with static
CMOS gates, while the original one was designed at transistor
level. The reasons for the selection of this protocol with this
particular design style are several:
  We pursue an approach suitable for semi-custom design
using automatic physical layout tools.
  The semi-decoupled protocol is a good trade-off between
simplicity and performance.
  The pulse width of the latch control signals will be
similar if all controllers are similar. Moreover, the depth
of the data-path logic usually has a delay that can be
overlapped with the controller’s delay. Therefore, the arcs
' (

)2( and '
 
)

do not impose performance
constraints in most cases.
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(  ) latches.
In case of time-critical applications, other controllers can
be used, including hybrid approaches combining protocols
different from the ones shown in Figure 11.
Figure 12 depicts an implementation of a pair of controllers
(even and odd) for a fragment of data-path. The figure also
shows the marked graphs modeling the behavior of each
controller. The only difference is the initial marking, that
determines the reset logic (signal RST).
Resetting the controllers is crucial for a correct behavior. In
this case, the even latches are transparent and the odd latches
are opaque in the initial state. With this strategy, only the odd
latches must be reset in the data-path. The implementation also
assumes a relative timing constraint (arc      ( ) that
can be easily met in the actual design5.
The controllers also include a delay that must match the
delay of the combinational logic and the pulse width of the
latch control signal.
Each latch control signal (  and 
 ) is produced by a
buffer (tree) that drives all the latches. If all the buffer delays
are similar, they can be neglected during timing analysis.
Otherwise, they can be included in the matched delays, with
a similar but slightly more complex analysis.
In particular, the delay of the sequence of events

(

 
 
logic delay


 (
is the one that must be matched with the delay of the
combinational logic plus the clock-to-output delay of a latch.
The event 	 

corresponds to the falling transition of the
signal 	  between the  - and 
 -controllers. On the other
hand, the delay of the sequence

 (

' 
 '

	  (

pulse delay




5This assumption also allows us to simplify the implementation proposed
in [18]: the equation for   becomes  +
#
instead of  +
#
 .
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Fig. 13. De-synchronized control for the netlist in Figure 2.
is the one that must be matched with the minimum pulse
width. It is interesting to note that both delays appear between
transitions of the control signals of   and 
 , and can be
implemented with just one asymmetric delay.
The control can be generalized for multiple-input/multiple-
output blocks. In that case the req/ack signals of the proto-
cols must be implemented as a conjunction of those com-
ing from the predecessor and successor controllers, by us-
ing C-elements. As an example, Figure 13 shows the de-
synchronization control for the circuit depicted in Figure 2.
VII. TIMED MODEL
The model presented in Section IV guarantees synchronous
equivalence with zero-delay components. However, computa-
tional blocks and latches have delays that impose a set of
timing constraints for the model to be valid.
Figure 14 depicts the timing diagram for the behavior of
two latches in a pipeline. The signals  and 
 represent the
inputs and outputs of the latches. The signal  is the control
of the latch (  : = for transparent).
We focus our attention on latch ' . As soon as 
  becomes
valid, the computation for block ) starts. Latch ) can become
transparent before the computation completes. Opening a latch
in advance is beneficial for performance, because it eliminates
the time for capturing data from the critical path.
Once the computation is over, the local clock ff of the
destination latch ) immediately falls. This is possible because
modern latches have zero setup time [9].
Assuming that all controllers have similar delays the fol-
lowing constraint is required for correct operation.
fiffifl !fiffi"$#
(
fiffi"
(
fiffi% (1)
The constraint (1) indicates that the cycle time of a local
clock (measured as a delay fifl between two rising edges of

 ), must be greater than the delay of local clock propagation
though a latch ( fiffi"&# ) plus the delay of the computational block
( fi " ) plus the latch controller delay ( fi % ). The control overhead
in this scheme is reduced to a single delay
fi
% because the
control handshake overlaps with the computation cycle due
to the early rising of the local clock. The constraint assumes
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Fig. 14. Timing constraints for the asynchronous controllers.
that the depth of combinational logic is sufficiently large to
amortize the overlapping part of the handshake. The latter is
true for ASIC designs, that typically have more than 20 levels
of logic between adjacent registers.
Inequality (1) guarantees the satisfaction of set-up con-
straints for the latch. Note that hold constraints in a de-
synchronized circuit are ensured automatically, because for
any valid protocol (see Figure 11) the clock of any predecessor
latch rises only after the clock of its successor latch had
fallen. This makes it impossible to have races between two
consecutive data items at latch inputs.
A. Timing compatibility
In Section IV we showed that synchronous and de-
synchronized circuit are indistinguishable when observing
event sequences at the outputs of corresponding latches. This
section shows that the temporal behaviors of these circuits are
also similar, i.e. the deadlines on computation imposed by a
clock are met in a de-synchronized circuit as well. Based on
these two results (temporal and behavioral equivalence) one
could replace any synchronous circuit by its de-synchronized
counterpart without visible changes. This makes the suggested
design methodology modular and compositional.


	


Note that this analysis uses the same models and mar-
gins for both designs. However, as discussed in Sec-
tion I, desynchronized circuits behave much better than
synchronous ones with respect to tolerance of design,
manufacturing and environmental uncertainties. Hence
a desynchronized circuit can generally run at typical, as
opposed to worst-case speed, i.e. 1.2-2X faster than its
synchronous counterpart.
In a synchronous flip-flop-based circuit, the cycle time fi
is bounded by [9]:
fi

!fi
"
(
fi

(
fi
?

(
fi
"&# (2)
where
fi "

fi


fi
?

and
fi "$#
are maximum combi-
national logic, setup, skew and clock-to-output times respec-
tively. Comparing inequalities (1) and (2) and bearing in mind
that due to retiming the maximal computation time in a de-
synchronized circuit can only be reduced, one can conclude the
difference between the cycle time of de-synchronized circuit
fiffifl
and the cycle time fi of the corresponding synchronous
design is approximately fi%
  
fi 

(
fi 
?


. In all our
design examples it is at most a few percent.
There is a small caveat in the above statement. The notion
of a cycle time is well defined only for a circuit with a
periodic clock. In a de-synchronized system the separation
time between adjacent rising edges of the same local clock
might change during operation (see Figure 8 e.g.). Therefore
we should compare the perfect periodic behavior of the
synchronous circuit with the non-periodic one of the de-
synchronized circuit.
The following properties provide a basis for relating these
two systems in a sound way. Informally they show that
latches that belong to critical computational paths of a
de-synchronized system have a well-defined constant cycle
time, while the rest of the latches operate in plesiochronous
mode [16], in which their local clocks have transitions at the
same rate, only with bounded time offsets from each other.
Property 7.1: If in a de-synchronized circuit the computa-
tion delay fi" is the same for every combinational block, then
the separation time between adjacent rising edges of every
local clock is also the same and equals
fi
fl
.
The proof is trivial because a perfectly balanced de-
synchronized system behaves like a synchronous one with all
local clocks paced at the same rate.
Suppose that in the initial state of a de-synchronized system
local controllers for odd latches produce a rising transition.
Then Property 7.1 says that in a perfectly balanced de-
synchronized system, the  -th rising transition of the local
clock of any odd latch happens at time
 

=
fifl
. Below
we show that time stamps
 

 =ff
fiffifl
provide an upper
bound for the  -th rising transition at an odd latch in an
arbitrary (possibly unbalanced) de-synchronized system. A
similar relationship can be defined for the clocks of even
latches by adding a constant phase shift fi flfi to time stamps
 

=&ffi
fi
fl
. Without losing generality, one can thus consider
only one type of latches only (e.g. odd).
Property 7.2: In any de-synchronized circuit the  -th rising
transition of a local clock of an odd latch cannot appear later
than
 

 =
fi
fl
.
Proof: Analysis of the firing time of the  -th instance '
of event ' in a marked graph  is reduced to the following
procedure [31]: (1) Annotate each edge of the graph with the
corresponding delay, (2) construct the unfolding of the graph
up to '2 , and (3) find the longest path from the set of events
enabled initially (fireable at time  : ? ) to '	 .
¿From Property 7.1 it follows that, for a well-balanced de-
synchronized circuit, the length of the longest path to the  -th
rising event at any odd latch is
 

 =
fi
fl
. For an arbitrary
unbalanced circuit, the weight of edges in  could only
be reduced from their worst case values. This immediately
implies that none of the odd latches could have  -th rising
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transition happening later than
 

 =
fi fl
.
Let us call a latch critical if the delay of a combinational
block connected to its output is equal to the maximal com-
putational delay fi" . From Properties 7.1 and 7.2, it follows
that the separation time between any successive pair of rising
edges of clocks for the same critical latch is constant and equal
to
fi fl
. The synchronic distance between adjacent latches does
not exceed 1 (Lemma 4.1). Therefore after at most one cycle,
latches adjacent to a critical latch must adapt their cycle time
to
fi fl (after one cycle they are paced by a critical latch).
Pushing these arguments further implies that in a connected
de-synchronized system, any latch sooner or later settles to
the cycle time
fifl
. This shows that the behavior of a de-
synchronized circuit has a well-defined periodicity, similar to
that of a synchronous one, paced by a common clock.
Embedding of a de-synchronized circuit with clock cycle
fi fl
into a synchronous environment with a clock cycle
fi 

fi  
fi fl
results in the latches at the asynchronous/synchronous
boundary becoming critical, since they are paced by a slower
external clock
fi
.
 



This consideration shows that de-synchronized and syn-
chronous systems are compatible in terms of timing, be-
cause their external timed behavior is the same as long as
both use the same margins to ensure safe operation.
As argued above, when average performance matters more
than worst-case, the desynchronized circuit can work faster
than the synchronous one, because it requires much smaller
margins.
VIII. PHYSICAL DESIGN, VERIFICATION AND TESTING
Physical design is a key step of our methodology. At this
stage we insert the matched delay chains that ensure that set-
up times are satisfied. This can no longer be done during
logic synthesis in the case of ASICs implemented using deep
sub-micron technologies, as the wire delay models are too
approximate before routing. Even placement information is
no longer sufficient for an accurate estimation in large chips.
The placement and global routing step is the ideal point in
the flow to compute the delay of the logic and wiring, since
detailed routers can exploit multiple layers of metal to ensure
a close correspondence with the requirements imposed by
the global router (including layer assignment). Unfortunately,
inserting large delay chains during placement may be prob-
lematic, since it would significantly disrupt the circuit layout
and force placement information to be re-computed. In this
work we take the opposite approach: we propose to use very
pessimistic delay models for pre-layout timing analysis, insert
longer delay chains than needed and perform the placement.
After that, the delay chains can be resized in-place or reduced
with minimal effect on the placement.
Note that synchronous timing analysis can be used “as is”,
by providing the appropriate reference points between which
delays must be computed. For the datapath this does not pose
any special problem. In case internal delays of asynchronous
controllers, which contain loops, need to be computed, this
may be achieved by specifying the path endpoints explicitly,
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Logic synthesis
Matched delay estimation
Constraints on block sizes
Grouping latches in registers
Re−evaluating matched delays
No changes
Bus−type routing for
signal integrity
Fig. 15. Changes in the standard synchronous design flow.
in order to apply static analysis only to those linear portions
of the circuit.
Controllers are generated for multi-bit registers, in order to
reduce the area and wiring overhead. An optimal grouping
technique would take into account both a cost function that
favors larger groups to reduce overhead, and a similarity
function that favors grouping registers with similar fanins and
fanouts, as in bit-slice datapaths. This issue is considered in
detail in [15].
Contemporary placement tools are able to make incremental
modifications when some portions of the delay chains (less
than 5% of the total area for a typical design) are removed.
Thus global routing and delay estimations are not significantly
affected, and single-iteration convergence can be achieved.
This is a very significant advantage in order to speed up design
times.
Matched Delay Insertion. The flow that we used for the
de-synchronization approach begins with a synthesizable HDL
specification (e.g. Verilog/VHDL), using the conventional syn-
chronous HDL constructs. Next, each datapath element is
synthesized for the target cycle time fifl , using a conventional
synthesis tool. Due to the load of the local clock by the
registers of the datapath block, buffers are inserted at this
stage.
The circuit is analyzed using conventional static timing
analysis tools to estimate the delay of each matched delay
element. These matched delay elements are generated and
embedded into latch controllers. At this stage, the datapath
blocks and their corresponding latch controllers are combined
to form the complete netlist of the de-synchronized circuit.
Once the complete netlist is assembled, it may be simulated
and its correct operation verified using a gate-level simulator.
The circuit is then placed and routed, and the post-layout
delays are extracted. The pessimistic delays used for pre-
layout timing analysis are now more precise, and redundant
not and nand gate pairs can be removed from the delay
chains, by exploiting the incremental place-and-route capabil-
ities of modern tools. The possible modifications of different
stages in conventional automatic design flow for doing de-
synchronization are shown in Figure 15.
Verification. Conventional equivalence checking tools can
be used for the verification of the datapath, since de-
synchronization keeps it intact. Some extra effort is required to
check that the matched delays of the controllers generate the
appropriate timing separations between the enable signal of the
latches to accommodate the delays of the combinational logic.
This can be easily verified after layout with static analysis
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tools.
Design for Testability. The datapath can be tested by using
scan path insertion with synchronous tools. A clock can be
distributed to every register and used only in test mode.
Local acknowledge wires in test mode allow one to build
this network without skew problems. Thus it is considerably
smaller than in the synchronous case, where it must satisfy
tight skew constraints. Moreover, it is kept idle during normal
operation.
Asynchronous handshake circuits can also be tested by
using a full-scan methodology, as discussed in [32]. This
has a performance and area overhead, but it is essential for
the acceptance of the methodology. The goal is to ensure
full coverage. Handshake circuits are self-checking, and the
work in [26] showed that 100% stuck-at coverage can be
achieved for asynchronous pipelines using conventional test
pattern generation tools.
Binning (or Speed-Grading) and Yield Improvement.
One advantage of de-synchronization is that it eases some
form of circuit binning (also called speed grading) based on
performance. If we assume that the performance of similar
objects (e.g. transistors, interconnects on the same layer) track
each other within relatively small regions of the layout, then
we can assume that the performance of a die is determined by
the delay chains, while the delay of the logic is proportionately
smaller, and thus setup constraints are automatically satisfied.
 



This means that the request and acknowledge wires at the
boundaries of the circuit can be used to measure the worst-
case response time of every individual die.
In other terms, the maximum speed of a die can be es-
tablished by only looking at the timing of transitions of some
output signals with respect to the clock input, without the need
for expensive at-speed delay testing equipment. This allows
one to classify dies according to their maximum operational
speed (binning), which so far was only used for leading-edge
CPUs (from Intel, AMD, Sun) due to the huge cost of at-speed
testing equipment. It also allows one to tune the process, by
observing the performance of whole circuits, not just of small
delay chains on test chips.
IX. EXPERIMENTS
In this section we present results for the application of de-
synchronization to two large realistic circuits, a DES core and
a DLX microprocessor. The DES core was designed using a
0.18   m standard-cell library from UMC. The DLX core was
designed (i) with the same UMC library and (ii) with a 0.25   m
library. The latter chip has been fabricated.
A. DES core
A high-throughput DES core is essentially a 16-stage
pipeline, in which each stage implements a single iteration of
the DES algorithm. The algorithm operates on a 64-bit data
stream and 64-bit keys. It consists of permutations, shifts and a
limited amount of logic. Thus, the depth of each of these stages
is small. DES constitutes a worst-case for our methodology,
Sync. Flip-Flop DES De-Sync. Latch DES
Cycle Time 1.60ns 1.66ns
Latency 25.77ns 26.57ns
Power Cons. 328.92 mW 288.78 mW
Area 565542 
)
685406 
)
TABLE I
SYNCHRONOUS VS. DE-SYNCHRONIZED DES CASE STUDY
Area % Total Area
Async. Control 4292.8 
)
0.63%
Delay Elements 4032.64 
)
0.59%
Registers 281120 
)
41.02%
Comb. logic 395952 
)
57.77%
TABLE II
DE-SYNCHRONIZED DES: AREA BREAKDOWN
since controller overhead could be significant with respect to
datapath logic delays.
We first implemented a synchronous, edge-triggered flip-
flop design for the 16-stage DES design in the 0.18   m
VST-UMC standard-cell technology library. We compared our
synchronous implementation with available synchronous Open
Source DES cores (from www.opencores.org) and verified that
it has indeed similar area and performance. We then employed
the method of de-synchronization in order to derive a de-
synchronized dual-latch design. The type of controllers used
in this design are based on the de-synchronization model, i.e.
with the maximum possible concurrency. Table I contrasts the
characteristics of the two designs. All data are post-synthesis,
pre-layout results based on gate-level simulations.
The DES cycle time is the time it takes to perform a single
iteration of the DES algorithm. A total of sixteen iterations
are required to produce the 64-bit result, thus resulting in
the latency value shown in the table. The power consumption
of the DES designs was measured by performing switching
activity annotation of the circuit during simulation.
As can be seen from these figures, the de-synchronized de-
sign, despite an area increase of approximately 22%, presents
only a very slight difference in cycle time and a power
improvement of slightly over 12%.
Table II shows the area breakdown of the de-synchronized
DES in terms of asynchronous control, delay elements, regis-
ters and combinational logic. In fact most of the area overhead
comes from using two latches instead of a single flip-flop,
The register area of the asynchronous design is approximately
218560    .
This example shows that, even for a design containing a very
limited amount of combinational logic, de-synchronization still
manages to hide control overhead and achieve comparable
performance at lower power.
B. DLX ASIC Core
The second example that we discuss is a de-synchronized
version of the DLX processor [22], called ASPIDA (ASyn-
chronous open-source Processor Ip of the Dlx Architecture),
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Fig. 16. De-synchronized DLX with Multiplexed-Clocking
Sync. DLX De-Sync. DLX
Cycle Time 4.4ns 4.45ns
Dyn. Power Cons. 70.9mW 71.2mW
Area 372,656 
)
378,058 
)
TABLE III
SYNCHRONOUS VS. DE-SYNCHRONIZED DLX DESIGNS (IN UMC
0.18   CMOS)
designed using the semi-decoupled controllers depicted in
Figure 12. Figure 16 shows the overall structure, including the
multiplexed clocks and five architectural pipeline stages, four
of which actually correspond to circuit blocks (at the circuit
level, WB is merged with ID). Each block is controlled by
its own latch controller. The arrows of the latch controllers
correspond to the  and '  signals, and illustrate the
datapath dependencies.
Stages ID, EX and MEM form a ring. ID is the heart of the
processor containing the Register File and all hazard-detection
logic. It also synchronizes instructions leaving MEM (for WB)
with instructions coming from IF. Data hazard detection takes
place by ID comparing the output register of instructions
in other pipeline stages and their opcodes, and deciding on
inserting the correct number of NOPs.
After the initial synthesis of each circuit block using latches
(without retiming), the whole design is optimized incremen-
tally to meet all timing requirements. Max-delay constraints
between latches are used to ensure cycle time in the datapaths.
The control blocks are left untouched by the synthesis tool.
Then the gate-level netlist and matching timing constraints are
placed and routed.
Table III shows the post-place-and-route results for both
a reference synchronous implementation (without controllers
and delay lines) and for the asynchronous implementation
(including the overhead due to synchronous test mode). Ta-
ble III compares the two different designs after placement and
routing in the UMC 0.18   m CMOS process.
Both designs have approximately the same area, speed
and power consumption. Differences between them can be
attributed more to the different abilities of the two flows to
optimize for different objectives (area vs. performance, latches
vs. flip-flops), rather than to the synchronous or asynchronous
implementation of each circuit.
If delay line gates are placed away from each other in the
floor-plan, then the routing delay becomes unpredictable at
synthesis time. Hence we extensively used floor-planning in
order to control the routing delay. .
C. ASPIDA fabrication
The ASPIDA fabricated chip contains a DLX processor core
and 2 on-chip memories. It supports multiplexed clocking,
i.e. the chip can be operated in fully-synchronous mode, or
in de-synchronized mode. Clock multiplexing is implemented
at the leaf level, i.e. at every single latch. The advantage of
multiplexing internally at leaves is that no changes in the
design flow are necessary. This is because the circuit netlist
does not change, except for the introduction of local and
global latch drivers, and this makes it possible to automatically
generate both the global clock trees and the local low-skew
buffers independently and automatically. The disadvantage
of this approach is the area increase implied by adding a
multiplexer to every latch. An alternative approach would
be to multiplex clocks externally; that would require more
intervention and cause problems with clock generation tools as
the global clocks and the local buffer signals would converge
outside leaves.
In synchronous mode (used essentially for scan testing) the
M and S latches are driven by two non-overlapping clocks
from two global clock trees. In de-synchronized mode, the
signals that open and close the latches are generated by
asynchronous handshaking controllers. We used a coarse-grain
partitioning for ASPIDA, as each controller drives the M or S
latches of one of the four physical pipeline stages, including
the processor’s register file, which resides internally within the
ID pipeline stage.
The outputs of latch controllers must use low-skew buffer-
ing, much like a local clock tree. The synchronous and
asynchronous modes are controlled by a global input, which
multiplexes the enable clock input (g) of every latch.
The delay elements for the ASIC design were implemented
with multiple taps, in order to control their magnitude after
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fabrication. One of the goals of post-fabrication tests is to
progressively reduce their delay (and the clock period, in
synchronous mode) in order to see up to what frequency the
design still works. Four taps are implemented, with the longest
delay set to 120% of the results of Static Timing Analysis
using typical gate delays (i.e. we took a 20% margin). Other
taps are at 1/2, 1/4 and 1/8 of that delay.
Table IV compares simulation results for speed and power
for the two modes of operation of the chip. The area of
the entire chip, including instruction and data memories, is
13.88     . As it can be seen from the table, in synchronous
mode the circuit can reach a higher frequency using the
external two phase non-overlapping clocks, by controlling
individually the waveform of the two global clocks to the
optimal frequency and phase relationship at the current supply
voltage and temperature for each individual chip. This is
not part of the standard ASIC methodology, which relies
on margins and Statical Timing Analysis to ensure correct
operation under any operating conditions. If we relied only on
STA, the synchronous circuit would work at about 50MHz.
Max. RMS Power
Freq. @ 50MHz
Sync. 68.5MHz 182mW (@ 50MHz)
De-Sync. 51.8MHz 200mW (@ 50MHz)
TABLE IV
ASPIDA POST-LAYOUT SIMULATION RESULTS (IHP 0.25    CMOS)
RMS power at 50MHz is slightly higher for the de-
synchronized operation mode. Table V shows the power break-
down for both designs at 50MHz. Total power is divided into
power consumed by the latches, by the delay elements and
by the low-skew clocking nets. The latter are: in synchronous
mode, the two global clock trees; in de-synchronized mode, the
low-skew buffer trees of the controllers. As can be seen from
the table, the de-synchronized mode of operation consumes
slightly more power due to the higher number of low-skew
nets, i.e. eight (two per controller output, Figure 16). This
result leads us to believe that using larger groups of latches
with a single controller would be beneficial for this design. It
also suggests that by incorporating explicit knowledge of the
desynchronized design style into clock tree generation would
lead to better performance and lower power.
Latches Delay Elements Low-skew Nets
Sync. 28.81mW (15.82%) 0mW (0%) 27.3mW (15%)
De-Sync. 28.81mW (14.41%) 1.7mW (0.85%) 49.98mW (25%)
TABLE V
ASPIDA POST-LAYOUT POWER BREAKDOWN
For the de-synchronized mode of operation, which adapts
to the scaling of the supply voltage, we performed post-
layout power measurements at different supply values. As
standard-cell libraries and tools do not support scaling of
delays for different voltage values, we performed SPICE level
simulations on a small number of transistor-level cells in
order to estimate and verify the effect of voltage scaling. As
Fig. 17. ASPIDA Die Photo
expected, for voltage values safely above threshold voltage,
gate delay was found to be proportional to the inverse of
the supply voltage. As the supply voltage approaches the
threshold voltage, gate delay becomes proportional to


for

between 2 and 3, while wire delay scales linearly. By
introducing appropriate delay scaling factors in the technology
for gates and wires, we obtained the results shown in Figure
VI. Thus, the potential power savings by voltage scaling that
are made much easier by desynchronization are demonstrated.
Supply Voltage Power
2.5V 200mW
2.25V 167mW
2.1V 152mW
2V 143mW
1.85V 127mW
1.5V 98mW
TABLE VI
ASPIDA POST-LAYOUT POWER SCALING FOR DE-SYNC. MODE
The performance difference between synchronous and de-
synchronized modes stems from the fact that in ASPIDA
delay elements were neither optimally tuned, nor physically
controlled so as to constrain their physical spread or placement
location. With ASPIDA being the first de-synchronized design
being fabricated, the key idea was to demonstrate working
silicon and to assess its characteristics with the minimum
amount of tuning, both the delay elements and the P&R
process. Thus, the synchronous mode showed slightly better
performance. A 2nd run of the ASPIDA chip, which has
been scheduled for fabrication in July 2005, has carefully
tuned delay-elements and exercises P&R control. Post-P&R
simulations of this chip show that the same performance can
be obtained for synchronous and de-synchronized operation,
with the de-synchronized version being more robust due to the
easier tracking of environment conditions (supply voltage and
temperature) ensured by delay chains.
The ASPIDA chip, shown in Figure 17, was fabricated
in early 2005 and post-manufacturing measurements verified
the correct operation of the first silicon. Extensive tests over
about 90 fabricated chips yielded very interesting results. The
de-synchronized mode of operation was demonstrated to be
an average of 25% faster, over the range of chips, than the
worst-case synchronous operation predicted by EDA tools.
This mismatch demonstrates the inability of existing EDA
tools, flows and technology libraries, to accurately predict and
characterize silicon performance post-manufacturing, even at
0.25   m. The current models are simply too pessimistic. With
technology scaling in the nanometer era, this problem will get
worse.
In addition, the de-synchronized mode of operation demon-
strated excellent coping with variability. This was demon-
strated by experiments, where the power supply was varied
over an extensive range of voltages, as shown in the schmoo
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Fig. 18. ASPIDA: Schmoo Plot in Asynchronous Operation
plot of Figure 18.
Figure 18 plots voltage on the X-axis. Green (or light gray)
dots indicate chips that pass the functional test, whereas red
(or dark gray) dots indicate chips that fail. The plot indicates
correct operation in de-synchronized mode all the way down
to 0.95V, which is only 0.35V away from the threshold voltage
of the process, which is 0.6V. This is strong evidence that the
de-synchronization approach handles variability very well, as
at the very low operational voltage of 0.95V all second and
third order phenomena of transistor behaviour are in full effect.
In de-synchronized operation both the processor speed and
voltage can be controlled using a single variable, i.e. supply
voltage, whereas in synchronous mode, two variables must be
controlled externally, in a tightly coordinated manner, i.e. both
voltage and frequency. ASPIDA has demonstrated the effective
single-variable control that de-synchronized operation allows.
In addition, tests over a range of 90 chips demonstrated, as
shown in Figure 19, that the de-synchronized circuit operates
much more efficiently when the voltage is varied, compared
to its synchronous mode of operation. This is due to the
self-adapting nature of the de-synchronized design, whereas
in synchronous mode, the external clocks must be adjusted
according to the capabilities of the external circuits and
extensive experimentation.
X. CONCLUSIONS
This paper presented a de-synchronization design flow that
can be used to automatically substitute the clock network of
a synchronous circuit by a set of asynchronous controllers.
To the best of our knowledge, this is the first successful
attempt of delivering an automated design flow for asyn-
chronous circuits that does not introduce significant penalties
with respect to the corresponding synchronous designs. This
opens wide opportunities of exploring the implementation
space (both synchronous and asynchronous), by using the very
same set of industrial tools. This, we believe, is a valuable
feature for a designer.
The suggested methodology can result in easier SOC inte-
gration and shorter design cycles. Due to the partitioning of
the clock trees, it also offers lower power and possibly lower
Electro-magnetic Emission, which is important both to reduce
the cost of packaging, to increase security, and to integrate ana-
logue circuitry on-chip. Moreover, it provides the foundation
for achieving power savings by tolerating broader performance
variations. Early fabrication results confirm simulation results,
and increase our confidence in the widespread applicability of
de-synchronization to real ASIC designs.
However, the true advantage of asynchronous implementa-
tion cannot be achieved unless one measures the true delay of
combinational logic, rather than estimate it by using delay
lines that still require margins in order to ensure slower
propagation than the longest logic path. This is left to future
work, even though preliminary results (e.g. [14]) are quite
promising.
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